Maximum achievable energy reduction using coding with applications to deep sub-micron buses
نویسندگان
چکیده
minimum energy per bit required for communicating through deep sub-micron buses at a given bit rate is solved with an explicit answer. It is also shown that this minimum energy per bit can be achieved using coding techniques. Moreover, a differential coding scheme is proposed that achieves most of the possible energy reduction. The methodology given here also applies to more general communication and computation models.
منابع مشابه
Interconnect Modeling and Optimization in Deep Sub - Micron Technologies by Paul
Interconnect will be a major bottleneck for deep sub-micron technologies in the years to come. This dissertation addresses the communication aspect from a power consumption and transmission speed perspective. A model for the energy consumption associated with data transmission through deep sub-micron technology buses is derived. The capacitive and inductive coupling between the bus lines as wel...
متن کاملA Novel Deep Sub-micron Bus Coding for Low Energy
In modern digital circuits the total power attributed to wires is increasing. Reducing the power consumption in wires play a major role in low power design. Coupling transitions contribute to significant energy loss in deep sub-micron buses. Earlier schemes using the switching activity minimization based upon the substrate capacitances are not valid in these buses. Hence, a new low energy bus-e...
متن کاملInterconnect modeling and optimization in deep sub-micron technologies
Interconnect will be a major bottleneck for deep sub-micron technologies in the years to come. This dissertation addresses the communication aspect from a power consumption and transmission speed perspective. A model for the energy consumption associated with data transmission through deep sub-micron technology buses is derived. The capacitive and inductive coupling between the bus lines as wel...
متن کاملOptimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique
In very deep sub-micron (VDSM) fault-tolerant busses, crosstalk noise and logic faults caused due to shrinking wiresize and reduced inter-wire spacing are major factors affecting the performance of onchip interconnects, such as high power consumption and increased delay. In this paper we propose a bus optimization technique which reduce the energy and power-delay using Hamming Single Error Corr...
متن کاملMultiple-Valued Logic Buses for Reducing Bus Size, Transitions and Power in Deep Submicron Technologies
In this paper, we explore the potential of bus interconnection models using the Multiple-Valued Logic paradigm to reduce the power consumption of on-chip address and data buses within embedded SoC platforms. Data is sent over the buses using radix-r number system, i.e. ternary, balanced ternary or quaternary, rather than binary. This allows more compact bus design with less number of bus lines....
متن کامل